Redundancy in fault tolerant computing

D. P. Siewiorek R.S. Swartz,
Reliable Computer Systems,
Prentice Hall, 1992
Redundancy

Fault tolerance computing is based on redundancy

➢ **HARDWARE REDUNDANCY**
  Physical replication of hw
  (the most common form of redundancy)
  The cost of replicating hw within a system is decreasing because the costs of hw is decreasing

➢ **INFORMATION REDUNDANCY**
  Addition of redundant information to data in order to allow fault detection and fault masking

➢ **TIME REDUNDANCY**
  Attempt to reduce the amount of extra hw at the expense of using additional time

➢ **SOFTWARE REDUNDANCY**
  Fault detection and fault tolerance implemented in sw
HARDWARE REDUNDANCY
Hardware Redundancy

- **Passive Fault Tolerant Techniques**
  - use **fault masking** to hide the occurrence of faults
  - rely upon voting mechanisms to mask the occurrence of faults
  - do not require any action on the part of the system/operator
  - generally do not provide for the detection of faults

- **Active Fault Tolerance Techniques** (dynamic approach)
  - fault detection, location and recovery
  - detect the existence of faults and perform some actions to remove the faulty hw from the system
  - require the system to perform reconfiguration to tolerate faults
  - common in applications where temporary, erroneous results are acceptable while the system reconfigures (satellite systems)

- **Hybrid Approach**
  - very expensive
  - often used in critical computations in which fault masking is required to prevent momentary errors and high reliability must be achieved
Passive fault tolerance technique

**Triple Modular Redundancy (TMR) – fault masking**

![Diagram of TMR](image)

Triplicate the hw (processors, memories, ..) and perform a majority vote to determine the output of the system
- 2/3 of the modules must deliver the correct results
- effects of faults neutralised without notification of their occurrence
- masking of a failure in any one of the three copies

Sometimes some failures in two or more modules may occur in such a way that a failure is avoided *(compensating failures)*

**Example**
- stuck-at-1 in a module line; stuck-at-0 in another copy at the same line, correct voted result
- failure at location 127 in a memory; failure at location 10 in another copy, correct voted result
Difficulties:

**Delay in signal propagation:**
- due to the voter
- due to multiple copies synchronisation

**Trade-off**: achieved fault tolerance vs hw required

**Voter**: if the Voter fails, the complete system fails
→ Voter is a single point of failure

Triplicated Voters in a TMR configuration
The effect of partitioning of modules (A, B, C) is that the design can withstand more failures than the solution with only one large triplicated module.

The partition cannot be extended to arbitrarily small modules, because reliability improvement is bounded by the reliability of the voter.

Triplicated voters: voter errors propagates only of one step.

Cascading TMR with triplicated voters
Voter:

Hardware voters are bit voters that compute the majority on $n$ input bits.

Optimal designs of hardware voters with respect to circuit complexity, number of logic levels, fan-in and fan-out, power dissipation, …, in order to obtain high reliability.

1 bit majority voter

\[ \text{OUT} = AB + BC + AC \]
Problems with voting procedure on analog signals:

Using multiple analog to digital converters and performing bit-by-bit voting on their digital output is not satisfactory. The three results from the analog to digital converters may not completely agree, for example, they could produce a result which differs for the least-significant bit even if the exact signal is passed through the same converter.

Perform voting in the analog domain:

→ average the three signals
→ choose the mean of the two most similar signals
→ choose the median of the three signals (pseudo voting)

N-Modular Redundancy with Voting

- $n$ is made an odd number
- 5MR tolerates 2 faulty modules

Coverage:

$m$ faulty modules, with $n = 2m + 1$

Good for transient faults

For permanent faults, since the faulty module is not isolated, the protective fault tolerance decreases
Active hw redundancy

1. Duplication with comparison scheme (duplex systems)
   - two identical pieces of hw (Module1 and Module 2) are employed
   - they perform the same computation in parallel
   - when a failure occurs, the two outputs are no more identical and a simple comparison detects the fault
   - Then the comparator (hw component) selects the output and reconfigure the switch to select the correct value

   The comparator must select the correct value: the comparator uses range checks, assertions, parity checks, .... executed at each clock period

Sometimes named dual-modular redundancy
Problems:
- need to check if the output data are valid. The comparator may not be able to perform an exact comparison, depending on the application area (digital control applications)

- faults in the comparator may cause an error indication when no error exists or possible faults in duplicated modules are never detected

Advantages:
- Simplicity, low cost, low performance impact of the comparison technique, applicable to all levels and areas

- Coverage:
  → detects all single faults except those of the comparison element
2. Stand-by sparing

- Part of the modules are operational, part of the modules are spares modules (used as replacement modules)

- The switch can decide no longer use the value of a module (fault detection and localization). The faulty module is removed and replaced with one of the spares. The switch can activate another module.

- **hot spares**
  the spares operate in synchrony with the on line modules, and they are prepared to take over

- **warm spares**
  the spares are running but receive inputs only after switching

- **cold spares**
  the spares are unpowered until needed to replace a faulty module

Reconfiguration process can be viewed as a switch that accepts the module’s outputs and error reports. As long as the outputs agree, the spares are not used. When a miscompare occurs, the switch uses the error reports from the modules to identify the faulty module and then select a replacement module.
Different schemes can be implemented

➢ A module is a duplex system, pairs connected by a comparator

➢ Duplex systems are connected to spares by a switch

➢ As long as the two outputs agree, or the comparator can detect the right value, the spare is not used.

Otherwise, the comparator signals the switch that it is not able to compute the right value and the switch operates a replacement using the spare.

➢ Used in commercial systems, safety critical system (aviation, railways, …)

Pair results are used in a spare arrangement. Spare components at coarser granularity
Not all four copies must be synchronised (only the two pairs)
Hybrid approaches

Combine both the active and passive approaches
Very expensive in terms of the amount of hw required to implement a system
Applied in safety critical applications

**NMR with spares (Reconfigurable NMR):**

Modules arranged in a voting configuration
- spares to replace faulty units
- rely on detection of disagreements and determine the module(s) not agreeing with the majority
NMR with spares

- N redundant module configuration (active modules)
- Voter (votes on the output of active modules)
- The Fault detection units
  1) compares the output of the Voter with the output of the active modules
  2) replaces modules whose output disagree with the output of the voter with spares
- Reliability as long as the spare pool is not empty

Coverage:
**TMR with one spare** can tolerate 2 faulty modules
(mask the first faulty module; replace the module; mask the second faulty module)
Hw redundancy techniques

**Key differences**
- **Passive**: rely on fault masking
- **Active**: rely on error detection, location and recovery
- **Hybrid**: employ both masking and recovery

Passive provides fault masking but requires investment in hw
(5MR can tolerate 2 faulty modules)

Active has the disadvantage of additional hw for error detection and recovery, sometimes it can produce momentary erroneous outputs

Hybrid techniques have the highest reliability but are the most costly
(3MR with one spare can tolerate 2 faulty modules)
INFORMATION REDUNDANCY
Coding

Information is represented with more bits that strictly necessary: says, an n-bit information chunk is represented by

\[ n + c = m \text{ bits} \]

Among all the possible \(2^m\) configurations of the m bits, only \(2^n\) represent acceptable values (code words)

if a non-code word appears, it indicates an error in transmitting, or storing, or retrieving …

**Parity code**

for each unit of data, e.g. 8 bits, add a parity bit so that the total number of 1’s in the resulting 9 bits is odd

Two bit flips are not detected
Coding

Codes
- encoding:
  the process of determining the c bit configuration for a n bit data item
- decoding:
  the process of recovering the original n bit data from the m bit total bit

Separable code: a code in which the original information is appended with new information to form the codeword. The decoding process consists of simply removing the additional information and keeping the original data

Nonseparable code: requires more complicated decoding procedures

Parity code is a separable code
Additional information can be used for error detection and may be for error correction

Memories of computer systems. Parity bit added before writing the memory. Parity bit is checked when reading.
**Hamming distance**

*number of bit positions on which two code words differ*

A code such that the minimum Hamming distance is $k$ will detect up to $k-1$ single bit errors.

What is the minimum Hamming distance of odd parity? 2
We can detect a 1-bit error
We cannot locate/correct the error
We cannot detect a 2-bit error
2/4 m of n codes
all words with exactly two 1

Hamming distance: 2

4-bit words – 6 code words

Complemented duplication codes (CD)

Hamming distance: 2

4-bit words – 4 code words

Coverage:
Single bit error
Multiple adjacent unidirectional bit errors
33% double bit errors

Coverage:
Single bit error
Multiple adjacent unidirectional bit errors
66% double bit errors
Parity Code

1. bit-per-word

\[
\begin{array}{c}
\text{P} \\
\end{array}
\]

2. bit-per-byte

\[
\begin{array}{c|c}
\text{P} & \text{P} \\
\end{array}
\]

3. bit-per-multiple-chip (RAM chips)

when memories are organised using memory chips, if a chip becomes faulty (multiple bits affected), parity code is unable to detect the error.

Sufficient parity bits are provided to allow each data bit within a chip to be associated with a distinct parity bit

16 bit word 4-bit chips

<table>
<thead>
<tr>
<th>Chip</th>
<th>Parity Bit for</th>
<th>Bits</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>P0</td>
<td>0, 4, 8, 12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P1</td>
<td>1, 5, 9, 13</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P2</td>
<td>2, 6, 10, 14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>P3</td>
<td>3, 7, 11, 15</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Faulty chip: many of P0-P3 affected
Single bit error: one of P0-P3 affected

chip0 chip1 chip2 chip3 chip4
Checksumming

applied to large block of data in memories

checksum for a block of \( n \) words is formed by adding together all of the words in the block modulo-\( k \), where \( k \) is arbitrary (one of the least expensive method)

\[
\text{Code word} = \text{block} + \text{checksum}
\]

- the checksum is stored with the data block

- when blocks of data are transferred (e.g. data transfer between mass-storage device) the sum is recalculated and compared with the checksum

- checksum is basically the sum of the original data

Coverage: single fault
Checksumming

Disadvantages
- if any word in the block is changed, the checksum must also be modified at the same time
- allow error detection, no error location: the detected fault could be in the block of s words, the stored checksum or the checking circuitry
- single point of failures for the comparison and encoder/detector element

Different methods differ for how summation is executed
### ECC – Error Correcting Codes

**Parity code be used for location and correction of errors?**

<table>
<thead>
<tr>
<th>Four Information Bits</th>
<th>Three Parity Checks Bits</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 2 1 0</td>
<td>P2 P1 P0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit Error</th>
<th>Parity group affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>P2 P1 P0</td>
</tr>
<tr>
<td>2</td>
<td>P2 P1 P0</td>
</tr>
<tr>
<td>1</td>
<td>P2 P0</td>
</tr>
<tr>
<td>0</td>
<td>P1 P0</td>
</tr>
<tr>
<td>P2</td>
<td>P2</td>
</tr>
<tr>
<td>P1</td>
<td>P1</td>
</tr>
<tr>
<td>P0</td>
<td>P0</td>
</tr>
<tr>
<td>no error</td>
<td></td>
</tr>
</tbody>
</table>

- **m** = number of information bits
- **k** = number of parity bits
- \(2^k\) = number of outcomes of the parity checking process
- \(m+k\) = number of single bit errors
- \(2^k > m+k\)

*disadvantage: 75% of redundancy*
Two-dimensional parity

Odd parity

<table>
<thead>
<tr>
<th>n-bit words</th>
<th>row parity</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 1 …. 0</td>
<td>1</td>
</tr>
<tr>
<td>0 0 1 …. 1</td>
<td>1</td>
</tr>
<tr>
<td>1 1 1 …. 0</td>
<td>0</td>
</tr>
<tr>
<td>1 0 0 …. 0</td>
<td>0</td>
</tr>
</tbody>
</table>

k words

column parity

parity error

Error location is possible for single-bit error:
- one error in the row parity vector, one error in the column parity vector

Single-error correcting code (SEC): detect and correct 1-bit error
Hamming Codes

Parity bits spread through all the data word

http://en.wikipedia.org/wiki/Hamming_code#Hamming_codes

Bit positions are numbered starting from 1: bit 1, 2, 3, 4, 5, etc.

**Parity bits**
*all bit positions that are powers of two: 1, 2, 4, 8, etc.*

**Data bits**
*all other bit positions*

<table>
<thead>
<tr>
<th>Bit position</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
<th>15</th>
<th>16</th>
<th>17</th>
<th>18</th>
<th>19</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Encoded data bits</strong></td>
<td>p1</td>
<td>p2</td>
<td>d1</td>
<td>p4</td>
<td>d2</td>
<td>d3</td>
<td>d4</td>
<td>p8</td>
<td>d5</td>
<td>d6</td>
<td>d7</td>
<td>d8</td>
<td>d9</td>
<td>d10</td>
<td>d11</td>
<td>p16</td>
<td>d12</td>
<td>d13</td>
<td>d14</td>
<td>d15</td>
</tr>
<tr>
<td><strong>Parity bit coverage</strong></td>
<td>p1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>p2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>p4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>p8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>p16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Each data bit is included in a unique set of 2 or more parity bits, as determined by the binary form of its bit position.

Parity bit pj covers all bits whose position has the j least significant bit set
Parity bit 1 covers all bit positions which have the first least significant bit set (\(-\ -\ -\ -\ 1\)):
bit 1 (the parity bit itself), 3, 5, 7, 9, etc.

Parity bit 2 covers all bit positions which have the second least significant bit set (\(-\ -\ -\ 1\ -\)):
bit 2 (the parity bit itself), 3, 6, 7, 10, 11, etc.

Parity bit 4 covers all bit positions which have the third least significant bit set (\(-\ -\ 1\ -\ -\)):
bits 4–7, 12–15, 20–23, etc.

Parity bit 8 covers all bit positions which have the fourth least significant bit set (\(-\ 1\ -\ -\ -\)):
bits 8–15, 24–31, 40–47, etc.
Overlap of control bit:
a data bit is controlled by more than one parity bits

Overhead /fault tolerance

<table>
<thead>
<tr>
<th>Parity bits</th>
<th>Total bits</th>
<th>Data bits</th>
<th>Name</th>
<th>Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>3</td>
<td>1</td>
<td>Hamming(3,1) (Triple repetition code)</td>
<td>1/3 ≈ 0.333</td>
</tr>
<tr>
<td>3</td>
<td>7</td>
<td>4</td>
<td>Hamming(7,4)</td>
<td>4/7 ≈ 0.571</td>
</tr>
<tr>
<td>4</td>
<td>15</td>
<td>11</td>
<td>Hamming(15,11)</td>
<td>11/15 ≈ 0.733</td>
</tr>
<tr>
<td>5</td>
<td>31</td>
<td>26</td>
<td>Hamming(31,26)</td>
<td>26/31 ≈ 0.839</td>
</tr>
</tbody>
</table>

... 

\[ m \quad 2^m - 1 \quad 2^m - m - 1 \quad \text{Hamming}(2^m - 1, 2^m - m - 1) \quad \frac{(2^m - m - 1)}{(2^m - 1)} \]

Minimum Hamming distance: 3

Double-error detection code
Single-error correction code

SEC-DED code
Self checking circuitry

Necessity of reliance on the correct operation of comparators and code checkers that are used as hard-core for fault tolerant systems

Given a set of faults, design of comparators and code checkers capable of detecting their own faults (checking the checker)

Self-checking circuit:

a circuit that has the ability to automatically detect the existence of the fault and the detection occurs during the normal course of its operations

Typically obtained using coding techniques: circuit inputs and outputs are encoded (also different codes can be used)

Basic idea:

fault free + code input $\rightarrow$ correct code output

fault + code input $\rightarrow$ (correct code output) or (non-code output)
Self checking circuitry

Let be given a set of faults.

**Self-testing circuit**: if, for every fault from the set, the circuit produces a non-code output for at least one correct code input (each single fault is detectable)

**Fault-secure circuit**: if, for every fault from the set, the circuit never produces a not correct code output for a code input (i.e. correct code output or non-code output)

**Totally self-checking (TSC)**: if the circuit is self-testing and fault-secure

Example:
two signal input comparator
output 0 if inputs are equal; 1 otherwise

input and output coding: 1/2 code
(dual-rail signal: coded signal whose two bits are always complementary)

m/n code:
m bit equal to 1
Two input comparator: output 0 if inputs are equal; 1 otherwise

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

D. P. Siewiorek R.S. Swarz, Reliable Computer Systems, Prentice Hall, 1992

Set of faults:
stuck-at-1, stuck-at-0 of each line
(a, b, c, d, e, ……, q, r)

Fault free
\[ A = 0, B = 1 \]
\[ m = 1, n = 1, q = 0 \]
\[ o = 0, p = 1, r = 1 \]
\[ c2 = 0 \]
\[ c1 = 1 \]
code
different input

Faulty:
\[ A = 0, B = 1 \]
\[ m: stuck-at-0 \]
\[ c2 = 1 \]
\[ c1 = 1 \]
noncode
different input

Faulty:
\[ A = 0, B = 1 \]
\[ m: stuck-at-1 \]
\[ c2 = 0 \]
\[ c1 = 1 \]
code
different input
### n-input TSC comparator:

**tree of two input self checking comparators**
TIME REDUNDANCY
Time redundancy techniques

*Attempt to reduce the amount of extra hw at the expense of using additional time*

1. Repetition of computations
   - compare the results to detect faults
   - re-execute computations (disagreement disappears or remains)

   **good for transient faults**
   no protection against permanent fault
   problem of guaranteeing the same data when a computation is executed
   (after a transient fault system data can be completely corrupted)

2. Use a minimum of extra hw to detect also permanent faults
   - encode data before executing the second computation

---

![Diagram](image-url)
Time redundancy techniques

Example
- errors in data transmitted over a parallel bus
- stuck at 0 of a line of the bus

$t_0$: transmit original data
$t_0+d$: transmit complement data

When the fault occurs: received data not complements of each other

Transmission error free, each bit line should alternate between a logic 1 and a logic 0 (alternating logic)
SOFTWARE REDUNDANCY
Software redundancy techniques

Due to the large cost of developing software, most of the software dependability effort has focused on

fault prevention techniques and testing strategies

Fault tolerant software

Multi-version approaches
mainly used in safety-critical systems (due to cost)

Single-version approaches
one code with error detection and fault tolerant capabilities inside
Multi-version approaches
replicate the complete program

Software diversity
a simple duplication and comparison procedure will not detect software
faults if the duplicated software modules are identical

Independent generation of N >= 2 functionally equivalent programs, called versions, from the same initial specification.

Two-version systems N = 2
Upon disagreement among the versions?
- retry or restart (fault containment)
- trasition to a predefined safe state
- reliance on one of the versions

N-version programming

N-self-checking programming
N-version programming

- independently developed versions of design and code

Technique: independent design teams using different design methodologies, algorithms, compilers, run-time systems and hardware components

- vote on the N results produced
Disadvantages:
- cost of software development
- cost of concurrent executions
- potential source of correlated errors, such as the original specification.

**Specification mistakes:** not tolerated (fault avoidance)

**Practical problem** in implementing the software Voter for comparing the results generated by the copies because of the differences in compilers, numerical techniques and format conversions.

**Software voter** (single point of failure):
- not replicated: must be simple and verifiable
- must assure that the input data vector to each of the versions is identical
- must receive data from each version in identical formats or make efficient conversions
- must implement some sort of communication protocol to wait until all versions complete their processing or recognize the versions that do not complete
N-self-checking programming

- based on acceptance tests rather than comparison with equivalent versions
- N versions of the program are written
- each version is running simultaneously and includes its acceptance tests
- the selection logic chooses the results from one of the programs that passes the acceptance tests
- tolerates N-1 faults (independent faults)
Design diversity

- Cannot adopt the hardware analogy and assume versions fail independently
- Empirical evidence that there will be common faults
- There is evidence that diversity delivers some improvement over single versions

  related faults may result from dependencies in the separate designs and implementations
  (example: specification mistakes)

Functional diversity

assign to independent software versions diverse functions that compute the same task

For example, in a plant, diverse measurement signals, actuators and functions exist to monitoring the same phenomenon

Diverse functions: for example, functions that ensure independently that the plant safety targets are met.